Others
Description
The CIR-S2DVSG8002G is 256M words X 64 bits, 2 ranks DDRII SDRAM unbuffered module, mounting 16 pieces of 2Gbits DDR2 SDRAM sealed in FBGA (μBGA?) package. Read and write operations are performed at the cross points of the CK and the /CK. This high-speed data transfer is realized by the 4bits prefetch pipelined architecture. Data strobe (DQS and /DQS) both for read and write are available for high speed and reliable data bus design. By setting extended mode register, the on-chip Delay Locked Loop (DLL) can be set enable or disable. This module provides high density mounting without utilizing surface mount technology. Decoupling capacitors are mounted beside each FBGA (μBGA) on the module board.
Industrial Memory Module, Industrial DRAM Module, DDR2 VLP-DIMM,Read More
Cervoz Co., Ltd.
CPU
Address: 8F., No.10, Aly. 6, Ln 235, Baociao Rd, Sindian Dist. ,
New Taipei City, Taiwan
China, 23145
Tel: 886-2-2911-9599
Fax: 886-2-2911-9566
